

82S126
82S129
1K-Bit TTL Bipolar PROM

Product Specification

Bipolar Memory Products

DESCRIPTION

The 82S126 and 82S129 are field programmable, which means that custom patterns are immediately available by following the Signetics Generic fusing procedure. The 82S126 and 82S129 devices are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either Open collector or Three-state outputs for optimization of word expansion in bus organizations.

Ordering information can be found on the following page.

The 82S126 and 82S129 devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.


FEATURES

- Address access time: 50ns max
- Power dissipation: 0.5mW/bit typ
- Input loading: $\sim 100\mu\text{A}$ max
- On-chip address decoding
- Two chip enable inputs
- Output options:
 - N82S126: Open collector
 - N82S129: Three-state
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



1K-Bit TTL Bipolar PROM (256 x 4)

82S126, 82S129

ORDERING CODE

DESCRIPTION	ORDER CODE
Plastic Dual Inline 300mil wide 16-pin	N82S126 N • N82S129 N
Plastic Small Outline 300mil wide 16-pin	N82S126 D • N82S129 D

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	V _{dc}
V _{IN} Input voltage	+5.5	V _{dc}
V _{OH} Output voltage High (82S126)	+5.5	V _{dc}
V _O Off-state (82S129)	+5.5	
T _A Temperature range Operating	0 to +75	°C
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
		Min	Typ ⁵	Max	
Input voltage					
V _{IL} Low				0.8	V
V _{IH} High		2.0			
V _{IC} Clamp	I _{IN} = -12mA			-1.2	
Output voltage					
V _{OL} Low	$\overline{CE}_{1,2}$ = Low I _{OUT} = 16mA			0.45	V
V _{OH} High (82S129)	I _{OUT} = -2.0mA	2.4			
Input current					
I _{IL} Low	V _{IN} = 0.45V			-100	μA
I _{IH} High	V _{IN} = 5.5V			40	
Output current					
I _{OLK} Leakage (82S126)	\overline{CE}_1 or \overline{CE}_2 = High, V _{OUT} = 5.5V			40	μA
I _{OZ} Hi-Z State (82S129)	\overline{CE}_1 or \overline{CE}_2 = High, V _{OUT} = 5.5V			40	
	\overline{CE}_1 or \overline{CE}_2 = High, V _{OUT} = 0.5V			-40	
I _{OS} Short circuit (82S129) ³	$\overline{CE}_{1,2}$ = Low, V _{OUT} = 0V, Stored High	-15		-70	mA
Supply current					
I _{CC}	V _{CC} = 5.25V			120	mA
Capacitance					
C _{IN} Input	\overline{CE}_1 or \overline{CE}_2 = High, V _{CC} = 5.0V V _{IN} = 2.0V		5		pF
C _{OUT} Output	V _{OUT} = 2.0V		8		

1K-Bit TTL Bipolar PROM (256 x 4)


82S126, 82S129

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^\circ C \leq T_A \leq +75^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$

PARAMETER	TO	FROM	MIN	TYP ⁵	MAX	UNIT
Access time ⁴ T_{AA} T_{CE}	Output Output	Address Chip enable		40	50 25	ns
Disable time ⁶ T_{CD}	Output	Chip disable			25	ns

- NOTES:
- 1. Positive current is defined as into the terminal referenced.
 - 2. All voltages with respect to network ground.
 - 3. Duration of short circuit should not exceed 1 second.
 - 4. Tested at an address cycle time of $1\mu sec$.
 - 5. Typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
 - 6. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$ and $C_L = 5pF$

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM

